2024-09-12 15:53:50 -04:00
|
|
|
; RUN: llc -mtriple=dxil-pc-shadermodel6.3-library -debug-pass=Structure < %s -o /dev/null 2>&1 | \
|
|
|
|
; RUN: grep -v "Verify generated machine code" | FileCheck %s
|
|
|
|
|
|
|
|
; REQUIRES: asserts
|
|
|
|
|
|
|
|
; CHECK-LABEL: Pass Arguments:
|
|
|
|
; CHECK-NEXT: Target Library Information
|
2024-09-17 11:35:42 -04:00
|
|
|
; CHECK-NEXT: Target Transform Information
|
2024-09-12 15:53:50 -04:00
|
|
|
; CHECK-NEXT: ModulePass Manager
|
|
|
|
; CHECK-NEXT: DXIL Intrinsic Expansion
|
2024-09-26 17:16:29 -04:00
|
|
|
; CHECK-NEXT: DXIL Data Scalarization
|
2024-11-13 16:36:24 -05:00
|
|
|
; CHECK-NEXT: DXIL Array Flattener
|
2024-09-12 15:53:50 -04:00
|
|
|
; CHECK-NEXT: FunctionPass Manager
|
|
|
|
; CHECK-NEXT: Dominator Tree Construction
|
|
|
|
; CHECK-NEXT: Scalarize vector operations
|
|
|
|
; CHECK-NEXT: DXIL Resource analysis
|
|
|
|
; CHECK-NEXT: DXIL Op Lowering
|
|
|
|
; CHECK-NEXT: DXIL Finalize Linkage
|
|
|
|
; CHECK-NEXT: DXIL resource Information
|
|
|
|
; CHECK-NEXT: DXIL Shader Flag Analysis
|
2024-09-12 17:41:20 -07:00
|
|
|
; CHECK-NEXT: DXIL Module Metadata analysis
|
2024-09-12 15:53:50 -04:00
|
|
|
; CHECK-NEXT: DXIL Translate Metadata
|
|
|
|
; CHECK-NEXT: DXIL Prepare Module
|
|
|
|
; CHECK-NEXT: DXIL Metadata Pretty Printer
|
|
|
|
; CHECK-NEXT: Print Module IR
|
|
|
|
|