llvm-project/llvm/docs/AMDGPU/gfx90a_src_64ea89.rst

..
    **************************************************
    *                                                *
    *   Automatically generated file, do not edit!   *
    *                                                *
    **************************************************

.. _amdgpu_synid_gfx90a_src_64ea89:

src
===

Instruction input.

*Size:* 2 dwords.

*Operands:* :ref:`v<amdgpu_synid_v>`, :ref:`a<amdgpu_synid_a>`, :ref:`iconst<amdgpu_synid_iconst>`, :ref:`fconst<amdgpu_synid_fconst>`
[AMDGPU][MC][NFC][DOC] Updated AMD GPU assembler syntax description. Summary of changes: - added description of GFX90A; - minor bugfixing and improvements. 2021-05-14 16:11:36 +03:00			`..`
			`**************************************************`
			`* *`
			`* Automatically generated file, do not edit! *`
			`* *`
			`**************************************************`

[AMDGPU][GFX90a][DOC][NFC] Update assembler syntax description Summary of changes: - Update MUBUF lds syntax (see https://reviews.llvm.org/D124485). - Update SMEM syntax (see https://reviews.llvm.org/D127314). - Enable src0=literal for v_madak, v_madmk (see https://reviews.llvm.org/D111067). - Correct src0 operands of v_accvgpr_write_b32. - Correct description of s_getreg/s_setreg (add TBA/TMA). - Remove SYSMSG_OP_HOST_TRAP_ACK message. - Minor bug fixing and improvements. 2022-06-27 18:55:53 +03:00			`.. _amdgpu_synid_gfx90a_src_64ea89:`
[AMDGPU][MC][NFC][DOC] Updated AMD GPU assembler syntax description. Summary of changes: - added description of GFX90A; - minor bugfixing and improvements. 2021-05-14 16:11:36 +03:00
			`src`
			`===`

			`Instruction input.`

			`Size: 2 dwords.`

[AMDGPU][MC][NFC][DOC] Updated AMD GPU assembler syntax description. Summary of changes: - Added f16 omod modifier (bug 51386). - Corrected names of data types (bug 48638). - Enabled a16 with most GFX10 MIMG opcodes (see https://reviews.llvm.org/D102231). - Corrected description of integer operands (bug 51130). - Corrected description of 8-bit DS offsets (bug 51536). - Improved PERMLANE op_sel description. - Corrected SAD opcode types. 2021-08-27 17:16:22 +03:00			Operands: :ref:`v<amdgpu_synid_v>`, :ref:`a<amdgpu_synid_a>`, :ref:`iconst<amdgpu_synid_iconst>`, :ref:`fconst<amdgpu_synid_fconst>`