mirror of
https://github.com/llvm/llvm-project.git
synced 2025-04-19 05:46:45 +00:00
[LoongArch] Use MCRegister. NFC
This commit is contained in:
parent
65c41da7d2
commit
c38b5c81bb
@ -559,10 +559,10 @@ public:
|
||||
return Op;
|
||||
}
|
||||
|
||||
static std::unique_ptr<LoongArchOperand> createReg(unsigned RegNo, SMLoc S,
|
||||
static std::unique_ptr<LoongArchOperand> createReg(MCRegister Reg, SMLoc S,
|
||||
SMLoc E) {
|
||||
auto Op = std::make_unique<LoongArchOperand>(KindTy::Register);
|
||||
Op->Reg.RegNum = RegNo;
|
||||
Op->Reg.RegNum = Reg;
|
||||
Op->StartLoc = S;
|
||||
Op->EndLoc = E;
|
||||
return Op;
|
||||
@ -1424,9 +1424,9 @@ unsigned LoongArchAsmParser::checkTargetMatchPredicate(MCInst &Inst) {
|
||||
switch (Opc) {
|
||||
default:
|
||||
if (Opc >= LoongArch::AMADD_D && Opc <= LoongArch::AMXOR_W) {
|
||||
unsigned Rd = Inst.getOperand(0).getReg();
|
||||
unsigned Rk = Inst.getOperand(1).getReg();
|
||||
unsigned Rj = Inst.getOperand(2).getReg();
|
||||
MCRegister Rd = Inst.getOperand(0).getReg();
|
||||
MCRegister Rk = Inst.getOperand(1).getReg();
|
||||
MCRegister Rj = Inst.getOperand(2).getReg();
|
||||
if ((Rd == Rk || Rd == Rj) && Rd != LoongArch::R0)
|
||||
return Match_RequiresAMORdDifferRkRj;
|
||||
}
|
||||
@ -1435,7 +1435,7 @@ unsigned LoongArchAsmParser::checkTargetMatchPredicate(MCInst &Inst) {
|
||||
case LoongArch::PseudoLA_TLS_DESC_ABS_LARGE:
|
||||
case LoongArch::PseudoLA_TLS_DESC_PC:
|
||||
case LoongArch::PseudoLA_TLS_DESC_PC_LARGE: {
|
||||
unsigned Rd = Inst.getOperand(0).getReg();
|
||||
MCRegister Rd = Inst.getOperand(0).getReg();
|
||||
if (Rd != LoongArch::R4)
|
||||
return Match_RequiresLAORdR4;
|
||||
break;
|
||||
@ -1445,15 +1445,15 @@ unsigned LoongArchAsmParser::checkTargetMatchPredicate(MCInst &Inst) {
|
||||
case LoongArch::PseudoLA_TLS_IE_LARGE:
|
||||
case LoongArch::PseudoLA_TLS_LD_LARGE:
|
||||
case LoongArch::PseudoLA_TLS_GD_LARGE: {
|
||||
unsigned Rd = Inst.getOperand(0).getReg();
|
||||
unsigned Rj = Inst.getOperand(1).getReg();
|
||||
MCRegister Rd = Inst.getOperand(0).getReg();
|
||||
MCRegister Rj = Inst.getOperand(1).getReg();
|
||||
if (Rd == Rj)
|
||||
return Match_RequiresLAORdDifferRj;
|
||||
break;
|
||||
}
|
||||
case LoongArch::CSRXCHG:
|
||||
case LoongArch::GCSRXCHG: {
|
||||
unsigned Rj = Inst.getOperand(2).getReg();
|
||||
MCRegister Rj = Inst.getOperand(2).getReg();
|
||||
if (Rj == LoongArch::R0 || Rj == LoongArch::R1)
|
||||
return Match_RequiresOpnd2NotR0R1;
|
||||
return Match_Success;
|
||||
|
Loading…
x
Reference in New Issue
Block a user