mirrors/llvm-project
0
0
Fork 0
mirror of https://github.com/llvm/llvm-project.git synced 2025-05-09 10:56:07 +00:00
Code Issues Projects Releases Wiki Activity
34,968 Commits 1,258 Branches 288 Tags
Commit Graph

489 Commits

Author SHA1 Message Date
Jim Laskey
dcb2b83886 Pass AliasAnalysis thru to DAGCombiner. 
llvm-svn: 30984
 2006-10-16 20:52:31 +00:00
Evan Cheng
ab51cf2e78 Merge ISD::TRUNCSTORE to ISD::STORE. Switch to using StoreSDNode. 
llvm-svn: 30945
 2006-10-13 21:14:26 +00:00
Andrew Lenharth
a6bbf33cbf Jimptables working again on alpha. 
As a bonus, use the GOT node instead of the AlphaISD::GOT for internal stuff.

llvm-svn: 30873
 2006-10-11 04:29:42 +00:00
Chris Lattner
6df349676e add two helper methods. 
llvm-svn: 30869
 2006-10-11 03:58:02 +00:00
Evan Cheng
e71fe34d75 Reflects ISD::LOAD / ISD::LOADX / LoadSDNode changes. 
llvm-svn: 30844
 2006-10-09 20:57:25 +00:00
Chris Lattner
9d75324ddf jump tables handle pic 
llvm-svn: 30776
 2006-10-06 22:32:29 +00:00
Evan Cheng
df9ac47e5e Make use of getStore(). 
llvm-svn: 30759
 2006-10-05 23:01:46 +00:00
Evan Cheng
f80dfa83a0 Fix some typos that can cause a flag value to have more than one use. 
llvm-svn: 30727
 2006-10-04 22:23:53 +00:00
Chris Lattner
a9caf95591 refactor critical edge breaking out into the SplitCritEdgesForPHIConstants method. 
This is a baby step towards fixing PR925.

llvm-svn: 30643
 2006-09-28 06:17:10 +00:00
Andrew Lenharth
c19ef92403 Comments on JumpTableness 
llvm-svn: 30615
 2006-09-26 20:02:30 +00:00
Andrew Lenharth
783a4a9d86 Add support for other relocation bases to jump tables, as well as custom asm directives 
llvm-svn: 30593
 2006-09-24 19:45:58 +00:00
Evan Cheng
77c0757f8b PIC jump table entries are always 32-bit. This fixes PIC jump table support on X86-64. 
llvm-svn: 30590
 2006-09-24 05:22:38 +00:00
Andrew Lenharth
c50458fb90 absolute addresses must match pointer size 
llvm-svn: 30461
 2006-09-18 17:59:35 +00:00
Chris Lattner
84cc1f7cb8 If LSR went through a lot of trouble to put constants (e.g. the addr of a global 
in a specific BB, don't undo this!).  This allows us to compile
CodeGen/X86/loop-hoist.ll into:

_foo:
        xorl %eax, %eax
***     movl L_Arr$non_lazy_ptr, %ecx
        movl 4(%esp), %edx
LBB1_1: #cond_true
        movl %eax, (%ecx,%eax,4)
        incl %eax
        cmpl %edx, %eax
        jne LBB1_1      #cond_true
LBB1_2: #return
        ret

instead of:

_foo:
        xorl %eax, %eax
        movl 4(%esp), %ecx
LBB1_1: #cond_true
***     movl L_Arr$non_lazy_ptr, %edx
        movl %eax, (%edx,%eax,4)
        incl %eax
        cmpl %ecx, %eax
        jne LBB1_1      #cond_true
LBB1_2: #return
        ret

This was noticed in 464.h264ref.  This doesn't usually affect PPC,
but strikes X86 all the time.

llvm-svn: 30290
 2006-09-13 06:02:42 +00:00
Chris Lattner
2e0dfb0b16 This code was trying too hard. By eliminating redundant edges in the CFG 
due to switch cases going to the same place, it make #pred != #phi entries,
breaking live interval analysis.

This fixes 458.sjeng on x86 with llc.

llvm-svn: 30236
 2006-09-10 06:36:57 +00:00
Chris Lattner
f0359b343a Implement the fpowi now by lowering to a libcall 
llvm-svn: 30225
 2006-09-09 06:03:30 +00:00
Chris Lattner
707339a57b Fix CodeGen/Generic/2006-09-06-SwitchLowering.ll, a bug where SDIsel inserted 
too many phi operands when lowering a switch to branches in some cases.

llvm-svn: 30142
 2006-09-07 01:59:34 +00:00
Chris Lattner
af23f9b5f6 Completely eliminate def&use operands. Now a register operand is EITHER a 
def operand or a use operand.

llvm-svn: 30109
 2006-09-05 02:31:13 +00:00
Chris Lattner
3d27be1333 s|llvm/Support/Visibility.h|llvm/Support/Compiler.h| 
llvm-svn: 29911
 2006-08-27 12:54:02 +00:00
Chris Lattner
65879caf07 minor changes. 
llvm-svn: 29740
 2006-08-16 22:57:46 +00:00
Chris Lattner
bd8877744b eliminate use of getNode that takes vector of valuetypes. 
llvm-svn: 29687
 2006-08-14 23:53:35 +00:00
Chris Lattner
c24a1d3093 Start eliminating temporary vectors used to create DAG nodes. Instead, pass 
in the start of an array and a count of operands where applicable.  In many
cases, the number of operands is known, so this static array can be allocated
on the stack, avoiding the heap.  In many other cases, a SmallVector can be
used, which has the same benefit in the common cases.

I updated a lot of code calling getNode that takes a vector, but ran out of
time.  The rest of the code should be updated, and these methods should be
removed.

We should also do the same thing to eliminate the methods that take a
vector of MVT::ValueTypes.

It would be extra nice to convert the dagiselemitter to avoid creating vectors
for operands when calling getTargetNode.

llvm-svn: 29566
 2006-08-08 02:23:42 +00:00
Chris Lattner
524c1a21f2 Work around a GCC 3.3.5 bug noticed by a user. 
llvm-svn: 29490
 2006-08-03 00:18:59 +00:00
Jim Laskey
29e635d3c9 Final polish on machine pass registries. 
llvm-svn: 29471
 2006-08-02 12:30:23 +00:00
Jim Laskey
17c67efe8a Now that the ISel is available, it's possible to create a default instruction 
scheduler creator.

llvm-svn: 29452
 2006-08-01 19:14:14 +00:00
Jim Laskey
03593f72db 1. Change use of "Cache" to "Default". 
2. Added argument to instruction scheduler creators so the creators can do
special things.
3. Repaired target hazard code.
4. Misc.

More to follow.

llvm-svn: 29450
 2006-08-01 18:29:48 +00:00
Jim Laskey
95eda5b1f3 Introducing plugable register allocators and instruction schedulers. 
llvm-svn: 29434
 2006-08-01 14:21:23 +00:00
Evan Cheng
6ae6ac1216 PIC jump table entries are always 32-bit even in 64-bit mode. 
llvm-svn: 29422
 2006-08-01 01:03:13 +00:00
Nate Begeman
efc312a5c7 Code cleanups, per review 
llvm-svn: 29347
 2006-07-27 16:46:58 +00:00
Nate Begeman
787565024a Support jump tables when in PIC relocation model 
llvm-svn: 29318
 2006-07-27 01:13:04 +00:00
Chris Lattner
b030532910 Mems can be in the output list also. This is the second half of a fix for 
PR833

llvm-svn: 29224
 2006-07-20 19:02:21 +00:00
Chris Lattner
996795b0dd Use hidden visibility to make symbols in an anonymous namespace get 
dropped.  This shrinks libllvmgcc.dylib another 67K

llvm-svn: 28975
 2006-06-28 23:17:24 +00:00
Evan Cheng
ef9e07d3f0 Consistency. EXTRACT_ELEMENT index operand should have ptr type. 
llvm-svn: 28795
 2006-06-15 08:11:54 +00:00
Chris Lattner
32d92e004d Make sure to update the CFG correctly if a switch only has a default dest. 
This fixes CodeGen/Generic/2006-06-12-LowerSwitchCrash.ll

llvm-svn: 28755
 2006-06-12 18:25:29 +00:00
Chris Lattner
c03a9259c0 Fix X86/inline-asm.ll:test2, a case where an input value was implicitly 
truncated.

llvm-svn: 28733
 2006-06-08 18:27:11 +00:00
Chris Lattner
705948d742 Fix Regression/CodeGen/X86/inline-asm.ll, a case where inline asm causes 
implement extension of a register.

llvm-svn: 28731
 2006-06-08 18:22:48 +00:00
Evan Cheng
21dee4e0b2 Make CALL node consistent with RET node. Signness of value has type MVT::i32 
instead of MVT::i1. Either is fine except MVT::i32 is probably a legal type
for most (if not all) platforms while MVT::i1 is not.

llvm-svn: 28511
 2006-05-26 23:13:20 +00:00
Evan Cheng
a2e9953c54 Change RET node to include signness information of the return values. e.g. 
RET chain, value1, sign1, value2, sign2

llvm-svn: 28509
 2006-05-26 23:09:09 +00:00
Evan Cheng
4582771f3f CALL node change: now including signness of every argument. 
llvm-svn: 28461
 2006-05-25 00:55:32 +00:00
Evan Cheng
ac4f66ff24 -enable-unsafe-fp-math implies -enable-finite-only-fp-math 
llvm-svn: 28437
 2006-05-23 18:18:46 +00:00
Vladimir Prus
df1d439849 Fix missing include 
llvm-svn: 28435
 2006-05-23 13:43:15 +00:00
Evan Cheng
1c5b7d12df Incorrect SETCC CondCode used for FP comparisons. 
llvm-svn: 28433
 2006-05-23 06:40:47 +00:00
Chris Lattner
7949c2e8b2 Fix the result of the call to use a correct vbitconvert. There is no need to 
use getPackedTypeBreakdown at all here.

llvm-svn: 28365
 2006-05-17 20:49:36 +00:00
Chris Lattner
938155ca57 Correct a previous patch which broke CodeGen/PowerPC/vec_call.ll 
llvm-svn: 28364
 2006-05-17 20:43:21 +00:00
Evan Cheng
751cd7653d Fixed a LowerCallTo and LowerArguments bug. They were introducing illegal 
VBIT_VECTOR nodes. There were some confusion about the semantics of
getPackedTypeBreakdown(). e.g. for <4 x f32> it returns 1 and v4f32, not 4,
and f32.

llvm-svn: 28352
 2006-05-17 18:16:39 +00:00
Chris Lattner
b77ba73a29 Add support for calls that pass and return legal vectors. 
llvm-svn: 28340
 2006-05-16 23:39:44 +00:00
Chris Lattner
aaa23d953f Add a new ISD::CALL node, make the default impl of TargetLowering::LowerCallTo 
produce it.

llvm-svn: 28338
 2006-05-16 22:53:20 +00:00
Chris Lattner
3d82699605 Add a chain to FORMAL_ARGUMENTS. This is a minimal port of the X86 backend, 
it doesn't currently use/maintain the chain properly.  Also, make the
X86ISelLowering.cpp file 80-col clean.

llvm-svn: 28320
 2006-05-16 06:45:34 +00:00
Chris Lattner
957cb6733a Move function-live-in-handling code from the sdisel code to the scheduler. 
This code should be emitted after legalize, so it can't be in sdisel.

Note that the EmitFunctionEntryCode hook should be updated to operate on the
DAG.  The X86 backend is the only one currently using this hook.

llvm-svn: 28315
 2006-05-16 06:10:58 +00:00
Evan Cheng
d1915cfa6f Revert an un-intended change 
llvm-svn: 28278
 2006-05-13 05:53:47 +00:00