mirror of
https://github.com/llvm/llvm-project.git
synced 2025-04-26 09:06:07 +00:00

Summary of changes: - Enable register tuples with 9, 10, 11 and 12 registers (https://reviews.llvm.org/D138205). - Enable abs and neg modifiers for v_cndmask_b32_dpp (https://reviews.llvm.org/D135900). - Enable literal operands for permlane16/permlanex16 (https://reviews.llvm.org/D137332). - Enable omod modifiers for v_max3_f16, v_min3_f16, etc. (https://reviews.llvm.org/D139469). - Correct v_mov_b32_sdwa (it does not support abs and neg input modifiers yet). - Enable tfe modifier for MUBUF loads (https://reviews.llvm.org/D137783). - Enable image_gather4h (https://reviews.llvm.org/D130764). - Minor corrections and improvements.
32 lines
939 B
ReStructuredText
32 lines
939 B
ReStructuredText
..
|
|
**************************************************
|
|
* *
|
|
* Automatically generated file, do not edit! *
|
|
* *
|
|
**************************************************
|
|
|
|
.. _amdgpu_synid_gfx10_tgt:
|
|
|
|
tgt
|
|
===
|
|
|
|
An export target:
|
|
|
|
================== ===================================
|
|
Syntax Description
|
|
================== ===================================
|
|
pos{0..4} Copy vertex position 0..4.
|
|
param{0..31} Copy vertex parameter 0..31.
|
|
mrt{0..7} Copy pixel color to the MRTs 0..7.
|
|
mrtz Copy pixel depth (Z) data.
|
|
prim Copy primitive (connectivity) data.
|
|
null Copy nothing.
|
|
================== ===================================
|
|
|
|
Examples:
|
|
|
|
.. parsed-literal::
|
|
|
|
exp pos3 v1, v2, v3, v4
|
|
exp mrt0 v1, v2, v3, v4
|