mirror of
https://github.com/llvm/llvm-project.git
synced 2025-04-26 01:56:06 +00:00
1774f2e326
Summary of changes: - Update MUBUF lds syntax (see https://reviews.llvm.org/D124485). - Update SMEM syntax (see https://reviews.llvm.org/D127314). - Enable src0=literal for v_madak*, v_madmk* (see https://reviews.llvm.org/D111067). - Correct src0 operands of v_accvgpr_write_b32. - Correct description of s_getreg/s_setreg (add TBA/TMA). - Remove SYSMSG_OP_HOST_TRAP_ACK message. - Minor bug fixing and improvements.
23 lines
1.0 KiB
ReStructuredText
23 lines
1.0 KiB
ReStructuredText
..
|
|
**************************************************
|
|
* *
|
|
* Automatically generated file, do not edit! *
|
|
* *
|
|
**************************************************
|
|
|
|
.. _amdgpu_synid_gfx90a_vaddr_b73dc0:
|
|
|
|
vaddr
|
|
=====
|
|
|
|
This is an optional operand which may specify offset and/or index.
|
|
|
|
*Size:* 0, 1 or 2 dwords. Size is controlled by modifiers :ref:`offen<amdgpu_synid_offen>` and :ref:`idxen<amdgpu_synid_idxen>`:
|
|
|
|
* If only :ref:`idxen<amdgpu_synid_idxen>` is specified, this operand supplies an index. Size is 1 dword.
|
|
* If only :ref:`offen<amdgpu_synid_offen>` is specified, this operand supplies an offset. Size is 1 dword.
|
|
* If both modifiers are specified, index is in the first register and offset is in the second. Size is 2 dwords.
|
|
* If none of these modifiers are specified, this operand must be set to :ref:`off<amdgpu_synid_off>`.
|
|
|
|
*Operands:* :ref:`v<amdgpu_synid_v>`, :ref:`off<amdgpu_synid_off>`
|