mirror of
https://github.com/llvm/llvm-project.git
synced 2025-04-25 02:56:05 +00:00
443baed56c
The CloudABI change from https://reviews.llvm.org/D30175 does not make sense. Update tests not to rely on the --export-dynamic behavior.
101 lines
3.1 KiB
ArmAsm
101 lines
3.1 KiB
ArmAsm
# REQUIRES: riscv
|
|
# RUN: llvm-mc -filetype=obj -triple=riscv64 /dev/null -o %t2.o
|
|
# RUN: ld.lld -shared -soname=t2 %t2.o -o %t2.so
|
|
# RUN: llvm-mc -filetype=obj -triple=riscv64 -riscv-asm-relax-branches=0 %s -o %t.o
|
|
# RUN: llvm-readobj -r %t.o | FileCheck --check-prefix=RELOC %s
|
|
|
|
# RUN: ld.lld -e absolute %t.o -o %t
|
|
# RUN: llvm-objdump -d --no-show-raw-insn %t | FileCheck --check-prefixes=CHECK,PC %s
|
|
# RUN: llvm-readelf -x .data %t | FileCheck --check-prefixes=HEX,HEX-WITHOUT-PLT %s
|
|
|
|
# RUN: ld.lld -e absolute %t.o -o %t %t2.so
|
|
# RUN: llvm-objdump -d --no-show-raw-insn %t | FileCheck --check-prefixes=CHECK,PLT %s
|
|
# RUN: llvm-readelf -x .data %t | FileCheck --check-prefixes=HEX,HEX-WITH-PLT %s
|
|
|
|
.weak target
|
|
.global absolute, relative, branch
|
|
|
|
## Absolute relocations are resolved to 0.
|
|
# RELOC: 0x0 R_RISCV_HI20 target 0x1
|
|
# RELOC-NEXT: 0x4 R_RISCV_LO12_I target 0x1
|
|
|
|
# CHECK-LABEL: <absolute>:
|
|
# CHECK-NEXT: lui t0, 0x0
|
|
# CHECK-NEXT: addi t0, t0, 0x1
|
|
absolute:
|
|
lui t0, %hi(target+1)
|
|
addi t0, t0, %lo(target+1)
|
|
|
|
## Currently, PC-relative relocations are resolved to 0.
|
|
# RELOC-NEXT: 0x8 R_RISCV_PCREL_HI20 target 0x0
|
|
# RELOC-NEXT: 0xC R_RISCV_PCREL_LO12_I .Lpcrel_hi0 0x0
|
|
# RELOC-NEXT: 0x10 R_RISCV_PCREL_HI20 target 0x2
|
|
# RELOC-NEXT: 0x14 R_RISCV_PCREL_LO12_S .Lpcrel_hi1 0x0
|
|
|
|
## 1048559 should be -0x11.
|
|
# CHECK-LABEL: <relative>:
|
|
# CHECK-NEXT: 11{{...}}: auipc a1, 0xfffef
|
|
# PC-NEXT: addi a1, a1, -0x160
|
|
# PLT-NEXT: addi a1, a1, -0x290
|
|
# CHECK-LABEL: <.Lpcrel_hi1>:
|
|
# CHECK-NEXT: 11{{...}}: auipc t1, 0xfffef
|
|
# PC-NEXT: sd a2, -0x166(t1)
|
|
# PLT-NEXT: sd a2, -0x296(t1)
|
|
relative:
|
|
la a1, target
|
|
sd a2, target+2, t1
|
|
|
|
## Branch relocations
|
|
## If .dynsym does not exist, an undefined weak symbol is non-preemptible.
|
|
## Treat them as PC relative relocations.
|
|
# RELOC: 0x18 R_RISCV_CALL_PLT target 0x0
|
|
# RELOC-NEXT: 0x20 R_RISCV_JAL target 0x0
|
|
# RELOC-NEXT: 0x24 R_RISCV_BRANCH target 0x0
|
|
|
|
# PC-LABEL: <branch>:
|
|
# PC-NEXT: auipc ra, 0x0
|
|
# PC-NEXT: jalr ra
|
|
# PC-NEXT: [[#%x,ADDR:]]:
|
|
# PC-SAME: j 0x[[#ADDR]]
|
|
# PC-NEXT: [[#%x,ADDR:]]:
|
|
# PC-SAME: beqz zero, 0x[[#ADDR]]
|
|
|
|
## If .dynsym exists, an undefined weak symbol is preemptible.
|
|
## We create a PLT entry and redirect the reference to it.
|
|
# PLT-LABEL: <branch>:
|
|
# PLT-NEXT: auipc ra, 0x0
|
|
# PLT-NEXT: jalr 0x30(ra)
|
|
# PLT-NEXT: [[#%x,ADDR:]]:
|
|
# PLT-SAME: j 0x[[#ADDR]]
|
|
# PLT-NEXT: [[#%x,ADDR:]]:
|
|
# PLT-SAME: beqz zero, 0x[[#ADDR]]
|
|
branch:
|
|
call target
|
|
jal x0, target
|
|
beq x0, x0, target
|
|
|
|
## Absolute relocations are resolved to 0.
|
|
# RELOC: 0x0 R_RISCV_64 target 0x3
|
|
# RELOC-NEXT: 0x8 R_RISCV_32 target 0x4
|
|
# RELOC-NEXT: 0xC R_RISCV_PLT32 target 0x0
|
|
|
|
# HEX: section '.data':
|
|
# HEX-NEXT: 03000000 00000000 04000000
|
|
# HEX-WITHOUT-PLT-SAME: 00000000
|
|
|
|
## A plt entry is created for target, so this is the offset between the
|
|
## plt entry and this address.
|
|
##
|
|
## S - A + P = -0x0x20ec = 0xffffdf14
|
|
# HEX-WITH-PLT-SAME: 14dfffff
|
|
|
|
.data
|
|
.p2align 3
|
|
.quad target+3
|
|
.long target+4
|
|
|
|
# PC-NOT: .plt:
|
|
# PLT: .plt:
|
|
|
|
.word target@plt - .
|