mirror of
https://github.com/llvm/llvm-project.git
synced 2025-05-02 18:46:05 +00:00
b922a36211
PowerPC subtargets prior to Power9 use the 'legacy' itinerary way to provide scheduling information. This patch re-writes the tablegen file to define the scheduling information in the new SchedModel way, which can bring improvements to some benchmarks. Reviewed By: shchenz Differential Revision: https://reviews.llvm.org/D154488
34 lines
1.3 KiB
LLVM
34 lines
1.3 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc -verify-machineinstrs < %s -mtriple=powerpc64le-unknown-linux-gnu | FileCheck %s
|
|
|
|
@lens = external global ptr ; <ptr> [#uses=1]
|
|
@vals = external global ptr ; <ptr> [#uses=1]
|
|
|
|
define i32 @test(i32 %i) {
|
|
; CHECK-LABEL: test:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: addis 4, 2, .LC0@toc@ha
|
|
; CHECK-NEXT: extsw 3, 3
|
|
; CHECK-NEXT: ld 4, .LC0@toc@l(4)
|
|
; CHECK-NEXT: ld 4, 0(4)
|
|
; CHECK-NEXT: lbzx 3, 4, 3
|
|
; CHECK-NEXT: addis 4, 2, .LC1@toc@ha
|
|
; CHECK-NEXT: ld 4, .LC1@toc@l(4)
|
|
; CHECK-NEXT: subfic 3, 3, 1
|
|
; CHECK-NEXT: extsw 3, 3
|
|
; CHECK-NEXT: ld 4, 0(4)
|
|
; CHECK-NEXT: sldi 3, 3, 2
|
|
; CHECK-NEXT: lwzx 3, 4, 3
|
|
; CHECK-NEXT: blr
|
|
%tmp = load ptr, ptr @lens ; <ptr> [#uses=1]
|
|
%tmp1 = getelementptr i8, ptr %tmp, i32 %i ; <ptr> [#uses=1]
|
|
%tmp.upgrd.1 = load i8, ptr %tmp1 ; <i8> [#uses=1]
|
|
%tmp2 = zext i8 %tmp.upgrd.1 to i32 ; <i32> [#uses=1]
|
|
%tmp3 = load ptr, ptr @vals ; <ptr> [#uses=1]
|
|
%tmp5 = sub i32 1, %tmp2 ; <i32> [#uses=1]
|
|
%tmp6 = getelementptr i32, ptr %tmp3, i32 %tmp5 ; <ptr> [#uses=1]
|
|
%tmp7 = load i32, ptr %tmp6 ; <i32> [#uses=1]
|
|
ret i32 %tmp7
|
|
}
|
|
|