mirrors/llvm-project
0
0
Fork 0
mirror of https://github.com/llvm/llvm-project.git synced 2025-04-25 08:26:06 +00:00
Code Issues Projects Releases Wiki Activity
llvm-project/llvm/test/MachineVerifier
History
Michael Maitland 552da24843
Revert "[GISEL] Add IRTranslation for shufflevector on scalable vector types" (#84330) 
Reverts llvm/llvm-project#80378

causing Buildbot failures that did not show up with check-llvm or CI.
2024-03-07 10:16:31 -05:00
..
convergencectrl/AMDGPU
Restore "Implement convergence control in MIR using SelectionDAG (#71785)"
2024-03-06 12:19:32 +05:30
copy-scalable.mir
[MachineVerifier] Fix COPY check in MachineVerifier for scalable vectors
2023-11-07 14:49:38 -08:00
generic-vreg-undef-use.mir
[test] Change llc -march=aarch64|arm64 to -mtriple=aarch64|arm64
2023-09-29 10:13:06 -07:00
live-ins-01.mir
…
live-ins-02.mir
…
live-ins-03.mir
…
register-killed-inside-loop.mir
…
test_copy_mismatch_types.mir
…
test_copy_physregs_x86.mir
…
test_copy.mir
…
test_g_add.mir
[test] Change llc -march=aarch64|arm64 to -mtriple=aarch64|arm64
2023-09-29 10:13:06 -07:00
test_g_addrspacecast.mir
[test] Change llc -march=aarch64|arm64 to -mtriple=aarch64|arm64
2023-09-29 10:13:06 -07:00
test_g_assert_align.mir
[test] Change llc -march=aarch64|arm64 to -mtriple=aarch64|arm64
2023-09-29 10:13:06 -07:00
test_g_assert_sext_register_bank_class.mir
…
test_g_assert_sext.mir
…
test_g_assert_zext_register_bank_class.mir
…
test_g_assert_zext.mir
…
test_g_bitcast.mir
…
test_g_brindirect_is_indirect_branch.mir
[test] -march -> -mtriple (#67741)
2023-09-29 10:43:23 -07:00
test_g_brjt_is_indirect_branch.mir
[test] -march -> -mtriple (#67741)
2023-09-29 10:43:23 -07:00
test_g_brjt.mir
[test] Change llc -march=aarch64|arm64 to -mtriple=aarch64|arm64
2023-09-29 10:13:06 -07:00
test_g_bswap.mir
[GISel] Restrict G_BSWAP to multiples of 16 bits. (#70245)
2023-10-30 10:27:57 -07:00
test_g_build_vector_trunc.mir
…
test_g_build_vector.mir
[test] Change llc -march=aarch64|arm64 to -mtriple=aarch64|arm64
2023-09-29 10:13:06 -07:00
test_g_bzero.mir
[test] Change llc -march=aarch64|arm64 to -mtriple=aarch64|arm64
2023-09-29 10:13:06 -07:00
test_g_concat_vectors.mir
…
test_g_constant_pool.mir
[test] Change llc -march=aarch64|arm64 to -mtriple=aarch64|arm64
2023-09-29 10:13:06 -07:00
test_g_constant.mir
[test] Change llc -march=aarch64|arm64 to -mtriple=aarch64|arm64
2023-09-29 10:13:06 -07:00
test_g_dyn_stackalloc.mir
[test] Change llc -march=aarch64|arm64 to -mtriple=aarch64|arm64
2023-09-29 10:13:06 -07:00
test_g_extract.mir
[test] Change llc -march=aarch64|arm64 to -mtriple=aarch64|arm64
2023-09-29 10:13:06 -07:00
test_g_fcmp.mir
[test] Change llc -march=aarch64|arm64 to -mtriple=aarch64|arm64
2023-09-29 10:13:06 -07:00
test_g_fconstant.mir
[test] Change llc -march=aarch64|arm64 to -mtriple=aarch64|arm64
2023-09-29 10:13:06 -07:00
test_g_icmp.mir
[test] Change llc -march=aarch64|arm64 to -mtriple=aarch64|arm64
2023-09-29 10:13:06 -07:00
test_g_insert.mir
[test] Change llc -march=aarch64|arm64 to -mtriple=aarch64|arm64
2023-09-29 10:13:06 -07:00
test_g_intrinsic_w_side_effects.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
test_g_intrinsic.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
test_g_inttoptr.mir
[test] Change llc -march=aarch64|arm64 to -mtriple=aarch64|arm64
2023-09-29 10:13:06 -07:00
test_g_invoke_region_start.mir
[test] Change llc -march=aarch64|arm64 to -mtriple=aarch64|arm64
2023-09-29 10:13:06 -07:00
test_g_is_fpclass.mir
[test] Change llc -march=aarch64|arm64 to -mtriple=aarch64|arm64
2023-09-29 10:13:06 -07:00
test_g_jump_table.mir
[test] Change llc -march=aarch64|arm64 to -mtriple=aarch64|arm64
2023-09-29 10:13:06 -07:00
test_g_llround.mir
[test] Change llc -march=aarch64|arm64 to -mtriple=aarch64|arm64
2023-09-29 10:13:06 -07:00
test_g_load.mir
[test] Change llc -march=aarch64|arm64 to -mtriple=aarch64|arm64
2023-09-29 10:13:06 -07:00
test_g_lround.mir
[test] Change llc -march=aarch64|arm64 to -mtriple=aarch64|arm64
2023-09-29 10:13:06 -07:00
test_g_memcpy_inline.mir
[test] Change llc -march=aarch64|arm64 to -mtriple=aarch64|arm64
2023-09-29 10:13:06 -07:00
test_g_memcpy.mir
[test] Change llc -march=aarch64|arm64 to -mtriple=aarch64|arm64
2023-09-29 10:13:06 -07:00
test_g_memmove.mir
[test] Change llc -march=aarch64|arm64 to -mtriple=aarch64|arm64
2023-09-29 10:13:06 -07:00
test_g_memset.mir
[test] Change llc -march=aarch64|arm64 to -mtriple=aarch64|arm64
2023-09-29 10:13:06 -07:00
test_g_merge_values.mir
[test] Change llc -march=aarch64|arm64 to -mtriple=aarch64|arm64
2023-09-29 10:13:06 -07:00
test_g_phi.mir
…
test_g_prefetch.mir
[GlobalISel] Add G_PREFETCH (#74863)
2023-12-11 11:06:50 +00:00
test_g_ptr_add.mir
[test] Change llc -march=aarch64|arm64 to -mtriple=aarch64|arm64
2023-09-29 10:13:06 -07:00
test_g_ptrmask.mir
[test] Change llc -march=aarch64|arm64 to -mtriple=aarch64|arm64
2023-09-29 10:13:06 -07:00
test_g_ptrtoint.mir
[test] Change llc -march=aarch64|arm64 to -mtriple=aarch64|arm64
2023-09-29 10:13:06 -07:00
test_g_rotr_rotl.mir
[test] Change llc -march=aarch64|arm64 to -mtriple=aarch64|arm64
2023-09-29 10:13:06 -07:00
test_g_select.mir
[test] Change llc -march=aarch64|arm64 to -mtriple=aarch64|arm64
2023-09-29 10:13:06 -07:00
test_g_sext_inreg.mir
…
test_g_sextload.mir
[test] Change llc -march=aarch64|arm64 to -mtriple=aarch64|arm64
2023-09-29 10:13:06 -07:00
test_g_shift.mir
[test] Change llc -march=aarch64|arm64 to -mtriple=aarch64|arm64
2023-09-29 10:13:06 -07:00
test_g_shuffle_vector.mir
[test] Change llc -march=aarch64|arm64 to -mtriple=aarch64|arm64
2023-09-29 10:13:06 -07:00
test_g_store.mir
[test] Change llc -march=aarch64|arm64 to -mtriple=aarch64|arm64
2023-09-29 10:13:06 -07:00
test_g_trunc.mir
[test] Change llc -march=aarch64|arm64 to -mtriple=aarch64|arm64
2023-09-29 10:13:06 -07:00
test_g_ubfx_sbfx.mir
[test] Change llc -march=aarch64|arm64 to -mtriple=aarch64|arm64
2023-09-29 10:13:06 -07:00
test_g_unmerge_values.mir
[test] Change llc -march=aarch64|arm64 to -mtriple=aarch64|arm64
2023-09-29 10:13:06 -07:00
test_g_zextload.mir
[test] Change llc -march=aarch64|arm64 to -mtriple=aarch64|arm64
2023-09-29 10:13:06 -07:00
test_insert_subreg.mir
[test] Change llc -march=aarch64|arm64 to -mtriple=aarch64|arm64
2023-09-29 10:13:06 -07:00
test_phis_precede_nonphis.mir
…
test_vector_reductions.mir
…
undef-should-only-be-set-on-subreg-defs.mir
…
undef-virt-reg-entry-block.mir
…
undef-virt-reg-nonentry-block.mir
…
verifier-ec-subreg-liveness.mir
…
verifier-generic-extend-truncate.mir
…
verifier-generic-types-1.mir
…
verifier-generic-types-2.mir
…
verifier-implicit-virtreg-invalid-physreg-liveness.mir
…
verifier-phi-fail0.mir
…
verifier-phi.mir
…
verifier-pseudo-terminators.mir
[AMDGPU,test] Change llc -march= to -mtriple= (#75982)
2024-01-16 21:54:58 -08:00
verifier-statepoint.mir
…
verify-implicit-def.mir
MachineVerifier: Reject extra non-register operands on instructions (#73758)
2023-11-30 22:33:42 +09:00
verify-inlineasmbr.mir
…
verify-reg-sequence.mir
…
verify-regbankselected-dbg-undef-use.mir
…
verify-regbankselected.mir
…
verify-regops.mir
…
verify-selected-dbg-undef-use.mir
…
verify-selected.mir
…
writelane_m0.mir
[FIX] Require AMDGPU target in test case llvm/test/MachineVerifier/writelane_m0.mir
2024-01-30 15:47:19 -05:00