Luke Lau e860c16655

[Docs][RISCV] Document RISC-V vector codegen (#96740) ...

This is a revival of https://reviews.llvm.org/D142348, and attempts to
document how RVV semantics can be expressed in LLVM IR as well as how
codegen works in the backend.

Parts of this are taken from the original RFC
https://lists.llvm.org/pipermail/llvm-dev/2020-October/145850.html, but
I've largely rewritten this from the original differential revision to
exclude explaining the specification itself and instead just focus on
the LLVM specific bits. (I figured that there's better material
available elsewhere for learning about RVV itself)

I've also updated it to include as much as I know about fixed vector
codegen as well as the recent changes to vsetvli insertion.

2024-07-03 11:58:53 +08:00

..

RISCVVectorExtension.rst

…