mirror of
https://github.com/llvm/llvm-project.git
synced 2025-04-27 16:26:06 +00:00
bd7a4d7b27
The refactored template can now be used with MachineVerifier. Resubmitted after fixing build errors: - Shared libraries build failed with undefined references due to "extern template" declarations. - Modules build failed due to a cycle dependence between llvm/ADT and llvm/IR. The Generic*Impl.h files should be in llvm/IR to prevent this. Differential Revision: https://reviews.llvm.org/D156522 This restores commit 93a3706711fd46d4d487640d91b16c2eec747c9e. Originally reverted in 466bd9981150906552a1f2308e3c9065bfcb6741.
99 lines
3.1 KiB
C++
99 lines
3.1 KiB
C++
//===- MachineSSAContext.cpp ------------------------------------*- C++ -*-===//
|
|
//
|
|
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
|
|
// See https://llvm.org/LICENSE.txt for license information.
|
|
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
/// \file
|
|
///
|
|
/// This file defines a specialization of the GenericSSAContext<X>
|
|
/// template class for Machine IR.
|
|
///
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#include "llvm/CodeGen/MachineSSAContext.h"
|
|
#include "llvm/CodeGen/GlobalISel/GenericMachineInstrs.h"
|
|
#include "llvm/CodeGen/MachineBasicBlock.h"
|
|
#include "llvm/CodeGen/MachineFunction.h"
|
|
#include "llvm/CodeGen/MachineInstr.h"
|
|
#include "llvm/CodeGen/MachineRegisterInfo.h"
|
|
#include "llvm/Support/raw_ostream.h"
|
|
|
|
using namespace llvm;
|
|
|
|
template <>
|
|
void MachineSSAContext::appendBlockDefs(SmallVectorImpl<Register> &defs,
|
|
const MachineBasicBlock &block) {
|
|
for (auto &instr : block.instrs()) {
|
|
for (auto &op : instr.all_defs())
|
|
defs.push_back(op.getReg());
|
|
}
|
|
}
|
|
|
|
template <>
|
|
void MachineSSAContext::appendBlockTerms(SmallVectorImpl<MachineInstr *> &terms,
|
|
MachineBasicBlock &block) {
|
|
for (auto &T : block.terminators())
|
|
terms.push_back(&T);
|
|
}
|
|
|
|
template <>
|
|
void MachineSSAContext::appendBlockTerms(
|
|
SmallVectorImpl<const MachineInstr *> &terms,
|
|
const MachineBasicBlock &block) {
|
|
for (auto &T : block.terminators())
|
|
terms.push_back(&T);
|
|
}
|
|
|
|
/// Get the defining block of a value.
|
|
template <>
|
|
const MachineBasicBlock *MachineSSAContext::getDefBlock(Register value) const {
|
|
if (!value)
|
|
return nullptr;
|
|
return F->getRegInfo().getVRegDef(value)->getParent();
|
|
}
|
|
|
|
template <>
|
|
bool MachineSSAContext::isConstantOrUndefValuePhi(const MachineInstr &Phi) {
|
|
return Phi.isConstantValuePHI();
|
|
}
|
|
|
|
template <>
|
|
Intrinsic::ID MachineSSAContext::getIntrinsicID(const MachineInstr &MI) {
|
|
if (auto *GI = dyn_cast<GIntrinsic>(&MI))
|
|
return GI->getIntrinsicID();
|
|
return Intrinsic::not_intrinsic;
|
|
}
|
|
|
|
template <>
|
|
Printable MachineSSAContext::print(const MachineBasicBlock *Block) const {
|
|
if (!Block)
|
|
return Printable([](raw_ostream &Out) { Out << "<nullptr>"; });
|
|
return Printable([Block](raw_ostream &Out) { Block->printName(Out); });
|
|
}
|
|
|
|
template <> Printable MachineSSAContext::print(const MachineInstr *I) const {
|
|
return Printable([I](raw_ostream &Out) { I->print(Out); });
|
|
}
|
|
|
|
template <> Printable MachineSSAContext::print(Register Value) const {
|
|
auto *MRI = &F->getRegInfo();
|
|
return Printable([MRI, Value](raw_ostream &Out) {
|
|
Out << printReg(Value, MRI->getTargetRegisterInfo(), 0, MRI);
|
|
|
|
if (Value) {
|
|
// Try to print the definition.
|
|
if (auto *Instr = MRI->getUniqueVRegDef(Value)) {
|
|
Out << ": ";
|
|
Instr->print(Out);
|
|
}
|
|
}
|
|
});
|
|
}
|
|
|
|
template <>
|
|
Printable MachineSSAContext::printAsOperand(const MachineBasicBlock *BB) const {
|
|
return Printable([BB](raw_ostream &Out) { BB->printAsOperand(Out); });
|
|
}
|