mirror of
https://github.com/llvm/llvm-project.git
synced 2025-04-25 12:46:09 +00:00
564d47db9e
Summary of changes: - Enable register tuples with 9, 10, 11 and 12 registers (https://reviews.llvm.org/D138205). - Enable abs and neg modifiers for v_cndmask_b32 (https://reviews.llvm.org/D135900). - Correct v_mov_b32_sdwa (it does not support abs and neg input modifiers yet). - Enable tfe modifier for MUBUF loads (https://reviews.llvm.org/D137783). - Minor corrections and improvements.
22 lines
576 B
ReStructuredText
22 lines
576 B
ReStructuredText
..
|
|
**************************************************
|
|
* *
|
|
* Automatically generated file, do not edit! *
|
|
* *
|
|
**************************************************
|
|
|
|
.. _amdgpu_synid_gfx8_vdata_ad559c:
|
|
|
|
vdata
|
|
=====
|
|
|
|
Input data for an atomic instruction.
|
|
|
|
Optionally, this operand may be used to store output data:
|
|
|
|
* If :ref:`glc<amdgpu_synid_glc>` is specified, gets the memory value before the operation.
|
|
|
|
*Size:* 1 dword.
|
|
|
|
*Operands:* :ref:`v<amdgpu_synid_v>`
|