mirrors/llvm-project
0
0
Fork 0
mirror of https://github.com/llvm/llvm-project.git synced 2025-05-07 20:36:06 +00:00
Code Issues Projects Releases Wiki Activity
llvm-project/llvm/utils/TableGen
History
Craig Topper bca036b669 [X86] Add all of the MRM_C0-MRM_FF forms to the switch in RecognizableInstr::emitInstructionSpecifier. NFC 
Remove the special casing for MRM_F8 by using HANDLE_OPTIONAL.

This should be NFC as the forms that were missing aren't used by any instructions today. They exist in the enum so that we didn't have to put them in one at a time when instructions are added. But looks like we failed here.

llvm-svn: 327298
2018-03-12 17:24:50 +00:00
..
AsmMatcherEmitter.cpp
Fix signed/unsigned comparison warning in AsmGenMatcher generated code. NFCI.
2018-02-17 12:29:47 +00:00
AsmWriterEmitter.cpp
[AArch64][TableGen] Skip tied result operands for InstAlias
2017-11-20 14:36:40 +00:00
AsmWriterInst.cpp
…
AsmWriterInst.h
…
Attributes.cpp
Remove redundant includes from utils/TableGen.
2017-12-13 21:31:13 +00:00
CallingConvEmitter.cpp
[TableGen] Simplify CallingConvEmitter.cpp. NFC.
2017-10-16 14:52:26 +00:00
CMakeLists.txt
TableGen: Allow setting SDNodeProperties on intrinsics
2017-12-20 19:36:28 +00:00
CodeEmitterGen.cpp
…
CodeGenDAGPatterns.cpp
[TableGen] Add support of Intrinsics with multiple returns
2018-01-03 11:35:09 +00:00
CodeGenDAGPatterns.h
[TableGen] Print more helpful information in case of type contradiction
2017-12-21 17:12:43 +00:00
CodeGenHwModes.cpp
TableGen support for parameterized register class information
2017-09-14 16:56:21 +00:00
CodeGenHwModes.h
TableGen support for parameterized register class information
2017-09-14 16:56:21 +00:00
CodeGenInstruction.cpp
[globalisel][tablegen] Generalize pointer-type inference by introducing ptypeN. NFC
2017-11-18 00:16:44 +00:00
CodeGenInstruction.h
[globalisel][tablegen] Generalize pointer-type inference by introducing ptypeN. NFC
2017-11-18 00:16:44 +00:00
CodeGenIntrinsics.h
TableGen: Allow setting SDNodeProperties on intrinsics
2017-12-20 19:36:28 +00:00
CodeGenMapTable.cpp
[mips] Improve diagnostics for instruction mapping
2018-01-08 16:25:40 +00:00
CodeGenRegisters.cpp
[TableGen] Replace InfoByHwMode::getAsString with writeToStream
2017-09-22 18:29:37 +00:00
CodeGenRegisters.h
TableGen support for parameterized register class information
2017-09-14 16:56:21 +00:00
CodeGenSchedule.cpp
[CodeGenSchedule][NFC] Always emit ProcResourceUnits.
2018-02-05 12:23:51 +00:00
CodeGenSchedule.h
[TableGen][NFC]Remove dead variable.
2018-01-26 13:21:43 +00:00
CodeGenTarget.cpp
[WebAssembly] Add except_ref as a first-class type
2018-03-08 04:05:37 +00:00
CodeGenTarget.h
[MachineOperand][Target] MachineOperand::isRenamable semantics changes
2018-02-23 18:25:08 +00:00
CTagsEmitter.cpp
Revert r318822 "[llvm-tblgen] - Stop using std::string in RecordKeeper."
2017-11-23 06:52:44 +00:00
DAGISelEmitter.cpp
Allow separation of declarations and definitions in <Target>ISelDAGToDAG.inc
2017-11-10 18:36:04 +00:00
DAGISelMatcher.cpp
Remove redundant includes from utils/TableGen.
2017-12-13 21:31:13 +00:00
DAGISelMatcher.h
…
DAGISelMatcherEmitter.cpp
[SelectionDAG] Add a isel matcher op to check the type of node results other than result 0.
2017-11-22 07:11:01 +00:00
DAGISelMatcherGen.cpp
TableGen support for parameterized register class information
2017-09-14 16:56:21 +00:00
DAGISelMatcherOpt.cpp
…
DFAPacketizerEmitter.cpp
Avoid int to string conversion in Twine or raw_ostream contexts.
2017-12-28 16:58:54 +00:00
DisassemblerEmitter.cpp
…
FastISelEmitter.cpp
Strip trailing whitespace
2017-10-06 15:33:55 +00:00
FixedLenDecoderEmitter.cpp
TableGen: Use DefInit::getDef() instead of the type's getRecord()
2018-03-05 14:01:30 +00:00
GlobalISelEmitter.cpp
[GISel]: Make GlobalISelEmitter rule prioritization compatible with selectionDAG
2018-02-16 22:37:15 +00:00
InfoByHwMode.cpp
Remove redundant includes from utils/TableGen.
2017-12-13 21:31:13 +00:00
InfoByHwMode.h
[TableGen] Replace InfoByHwMode::getAsString with writeToStream
2017-09-22 18:29:37 +00:00
InstrDocsEmitter.cpp
[Docs] Add tablegen backend for target opcode documentation
2017-11-14 15:35:15 +00:00
InstrInfoEmitter.cpp
[MachineOperand][Target] MachineOperand::isRenamable semantics changes
2018-02-23 18:25:08 +00:00
IntrinsicEmitter.cpp
Avoid int to string conversion in Twine or raw_ostream contexts.
2017-12-28 16:58:54 +00:00
LLVMBuild.txt
…
OptParserEmitter.cpp
[Bash-autocompletion] Add support for -std=
2017-08-29 02:01:56 +00:00
PseudoLoweringEmitter.cpp
…
RegisterBankEmitter.cpp
[globalisel][regbank] Warn about MIR ambiguities when register bank/class names clash.
2017-11-01 22:13:05 +00:00
RegisterInfoEmitter.cpp
Fix a bunch more layering of CodeGen headers that are in Target
2017-11-17 01:07:10 +00:00
SDNodeProperties.cpp
TableGen: Allow setting SDNodeProperties on intrinsics
2017-12-20 19:36:28 +00:00
SDNodeProperties.h
TableGen: Allow setting SDNodeProperties on intrinsics
2017-12-20 19:36:28 +00:00
SearchableTableEmitter.cpp
Remove redundant includes from utils/TableGen.
2017-12-13 21:31:13 +00:00
SequenceToOffsetTable.h
Remove usages of deprecated std::unary_function and std::binary_function.
2017-09-14 18:33:25 +00:00
SubtargetEmitter.cpp
[MCSchedule] Always generate processor resource names.
2018-03-08 10:38:45 +00:00
SubtargetFeatureInfo.cpp
Reverting r315590; it did not include changes for llvm-tblgen, which is causing link errors for several people.
2017-10-15 14:32:27 +00:00
SubtargetFeatureInfo.h
…
TableGen.cpp
Remove redundant includes from utils/TableGen.
2017-12-13 21:31:13 +00:00
TableGenBackends.h
[Docs] Add tablegen backend for target opcode documentation
2017-11-14 15:35:15 +00:00
tdtags
…
Types.cpp
…
Types.h
…
X86DisassemblerShared.h
…
X86DisassemblerTables.cpp
[X86][3DNOW] Teach decoder about AMD 3DNow! instrs
2018-02-15 21:20:31 +00:00
X86DisassemblerTables.h
[X86] Fix disassembler table generation to prevent instructions tagged with 'PS' being inherited into PD/XS/XD attribute entries.
2017-10-23 16:49:26 +00:00
X86EVEX2VEXTablesEmitter.cpp
[X86] Teach EVEX->VEX pass to turn VRNDSCALE into VROUND when bits 7:4 of the immediate are 0 and the regular EVEX->VEX checks pass.
2018-02-13 04:19:26 +00:00
X86FoldTablesEmitter.cpp
[X86] Don't put any EVEX_B instructions in the tablegen generated load folding tables.
2018-01-07 06:24:28 +00:00
X86ModRMFilters.cpp
…
X86ModRMFilters.h
…
X86RecognizableInstr.cpp
[X86] Add all of the MRM_C0-MRM_FF forms to the switch in RecognizableInstr::emitInstructionSpecifier. NFC
2018-03-12 17:24:50 +00:00
X86RecognizableInstr.h
[X86][3DNOW] Teach decoder about AMD 3DNow! instrs
2018-02-15 21:20:31 +00:00